: Every operation is presented with a formal algorithm, making it easier to translate into Verilog or VHDL.
A very specific topic!